

IB/05/051056

REC'D 31 MAR 2005  
WIPO PCT



INVESTOR IN PEOPLE


The Patent Office  
Concept House  
Cardiff Road  
Newport  
South Wales  
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.


Signed 

Dated 3 February 2005

**PRIORITY  
DOCUMENT**  
SUBMITTED OR TRANSMITTED IN  
COMPLIANCE WITH RULE 17.1(a) OR (b)

The  
**Patent  
Office**

1/77



**Request for grant of a patent**

*(See notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)*

**The Patent Office**

Cardiff Road  
Newport  
Gwent NP10 8QQ

1.	Your reference	PHGB040080GBP	01APR04 E885586-1 D02879
2.	Patent application number <i>(The Patent Office will fill in this part)</i>	0407363.1 ✓	P01/7700 0.00-0407363.1 NONE 31 MAR 2004
3.	Full name, address and postcode of the or of each applicant <i>(underline all surnames)</i>  Patents ADP Number <i>(if you know it)</i>  If the applicant is a corporate body, give the country/state of its incorporation	KONINKLIJKE PHILIPS ELECTRONICS N.V. GROENEWOUDSEWEG 1 5621 BA EINDHOVEN THE NETHERLANDS 07419294001 ✓  THE NETHERLANDS	
4.	Title of the invention	TRENCH SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING IT	
5.	Name of your agent <i>(if you have one)</i>  "Address for service" in the United Kingdom to which all correspondence should be sent <i>(including the postcode)</i>  Patents ADP number <i>(if you know it)</i>	Philips Intellectual Property & Standards Cross Oak Lane Redhill Surrey RH1 5HA  08359655001 ✓	
6.	If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and <i>(if you know it)</i> the or each application number	Country	Priority Application number      Date of filing
7.	If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application	Number of earlier application	Date of filing <i>(day/month/year)</i>
8.	Is a statement of inventorship and of right to grant of a patent required in support of this request? <i>(Answer "Yes" if:</i> a) <i>any applicant named in part 3 is not an inventor, or</i> b) <i>there is an inventor who is not named as an applicant, or</i> c) <i>any named applicant is a corporate body.</i> <i>See note (d))</i>		

## Patents Form 1/77

9. Enter the number of sheets for any of the following items you are filing with this form.  
Do not count copies of the same document.

Continuation sheets of this form

Description

13

Claims(s)

5

Abstract

1

Drawings

4

10. If you are also filing any of the following, state how many against each item:

Priority Documents

Translations of priority documents

Statement of inventorship and right

to grant of a patent (*Patents Form 7/77*)

Request for preliminary examination and

search (*Patents Form 9/77*)

Request for substantive examination

(*Patents Form 10/77*)

Any other documents

(*Please specify*)

11. I/We request the grant of a patent on the basis of this application.

Signature

D. J. Sharrock

Date

30 MAR 04

12. Name and daytime telephone number of person to contact in the United Kingdom

01293 815399

D. J. SHARROCK

### Warning

*After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.*

### Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.*
- Write your answers in capital letters using black ink or you may type them.*
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.*
- If you have answered "Yes" Patents Form 7/77 will need to be filed.*
- Once you have filled in the form you must remember to sign and date it.*
- For details of the fee and ways to pay please contact the Patent Office.*

## DESCRIPTION

**TRENCH SEMICONDUCTOR DEVICE AND METHOD OF  
MANUFACTURING IT**

5

The invention relates to a method of manufacturing a semiconductor device having trenches, and in particular to a method of manufacturing a semiconductor diode or transistor of the type known as a reduced surface field (RESURF) device. The invention also relates to a trench semiconductor  
10 device.

A method of manufacturing a semiconductor device is described in Rochefort et al, "Manufacturing of high aspect ratio p-n junctions using Vapor Phase Doping for application in multi-Resurf devices", Proceedings of the 14th  
15 International Symposium on Power Semiconductor Devices and ICs, 2002, pages 237 to 240.

The method involves depositing a p-type layer on an n-type epilayer on an n+ substrate. Trenches are formed through the p-type layer and n-type layer. The sidewalls of the trench are doped with boron using vapour phase  
20 doping. Then, oxide is deposited to fill the trenches and cover the surface. The oxide is etched back to leave oxide filling the trenches, and a metallic contact formed on the rear of the n+ substrate and on the front to contact to the p-type layer.

The device formed is a Resurf (reduced surface field) p-n diode in which  
25 the p-type layers adjacent to the n-type epilayer act to deplete the n-type epilayer when the device is turned off. This can increase the device breakdown voltage.

US-A-6,512,267 describes a prior superjunction FET in which depletion in a drift region when the device is turned off is obtained using a structure in  
30 which an n-type layer is provided along one sidewall of a trench and a p-type layer on the opposite sidewall. The trench walls are insulated using tetra-ethyl orthosilicate (TEOS) and the trench is plugged with an insulating, oxide cap.

US-A-6,337,499 describes a very similar structure to US-A-6,512,267.

According to the invention there is provided a method of manufacturing a semiconductor device, comprising:

- 5 (a) providing a silicon semiconductor body having opposed first and second major surfaces having a lower-doped region at the first major surface above a higher doped region, the lower-doped region and the higher-doped region both being doped to have a first conductivity type, the lower-doped region having a lower doping than the higher-doped region;
- 10 (b) defining a mask having openings on the first major surface;
- (c) forming trenches through the openings in the mask, the trenches extending from the first major surface towards the second major surface through the lower-doped region towards the higher-doped region;
- (d) depositing a trench insulating layer on the sidewalls and base of  
15 the trenches as well as the first major surface;
- (e) removing the trench insulating layer from the top of the sidewalls of the trenches adjacent to the first major surface leaving exposed silicon at the top of the sidewalls of the trench; and
- (f) growing silicon selectively on the exposed silicon to grow silicon  
20 at the top of the trenches and plugging the top of the trenches,

wherein the method further includes defining a structure for depleting the lower-doped region in an operating state of the semiconductor device to allow the lower-doped region to support a voltage in that operating state.

The invention is concerned with semiconductor devices with field  
25 shaping regions, often referred to as RESURF (reduced surface field) devices. In these devices, when the device is switched off, the lower doped region is depleted to support the voltage.

The trench insulating layer is preferably thin, i.e. at most 10% of the width of the trench.

30 In preferred embodiments, the method further includes the step of doping the sidewalls of the trenches to have a second conductivity type opposite to the first conductivity type before depositing the trench insulating

layer. These doped sidewalls form the structure for depleting the lower doped region when the device is switched off. In this way, the doping in the lower doped region can be higher than if the doped layers were not present, thereby improving the properties of the device when the device is on. This RESURF effect can accordingly reduce the specific on-resistance for a given breakdown voltage, or alternatively increase the breakdown voltage for a given specific on-resistance.

The inventors have realised that the method in the prior art ISPSD paper is not practicable for high aspect ratio trenches. It is difficult to fill dielectric into high aspect ratio trenches which are required for higher breakdown voltages. One problem is that voids in the trenches often open in the prior art structure after etch-back. The method according to the invention however works well for both low and high aspect ratio trenches.

Another problem with prior arrangements is stress. After filling the trench with oxide the thermal budget is limited and the temperature cannot be raised in view of the mechanical stresses caused by the thermal treatment. In contrast, the method according to the invention can support much higher temperatures after growing the silicon selectively.

Further, the invention allows the use of trenches with a variety of trench shapes which may be difficult to fill.

US-A-2003/0136994 describes a process for capping a trench using selective growth. However, this document presents the method as forming cavities where they have previously been provided, such as in the capacitors of DRAMs and in pressure sensors, and does not suggest the provision of cavities capped with silicon in the drift region of RESURF devices. The document accordingly provides no suggestion of improving the manufacture of such devices.

The device according to the invention delivers advantages in terms of process flow.

The borophosphorous silicate glass (BPSG) of US-A-6,337,499 is doped and will inevitably cover the sidewalls of the trenches as well as the first

major surface. Since this glass contains significant doping charge, this could influence the RESURF effect.

The oxides used for reflow as in US-A-6,512,267 are not generally suitable for front-end processing, since they contain a lot of contaminants.

5 In contrast the method according to the invention can be used at any stage of the process. This in turn has the further advantage that the trenches can be capped before gate deposition. This is a big advantage since it allows gate connections to run over the trenches. Thus, in the prior art arrangements using an oxide to cap the trenches the gates can only be contacted with  
10 individual contacts to metal, or with difficult processing steps.

Thus, the method according to the invention can allow efficient, straightforward and cost-effective design. Further, it does not restrict processing options.

The method according to the invention produces a device with a  
15 number of advantages over these prior devices, exploiting the electrical connection provided by the silicon plug at the top of the trench. The doping in the silicon plug may be adjusted to achieve the desired conductivity.

Firstly, the silicon layer provides an electrical connection across the top of the trench and hence between adjacent mesas. This helps provide a  
20 connection to the p-type body and allows a smaller pitch size.

Secondly, the trenches can be used in an edge termination which simply uses the silicon plug to connect adjacent body regions on opposite sides of a trench through a high resistance plug. This allows the trenches and body regions to form an effective edge termination structure as will be  
25 explained in more detail below.

The method may further include step (g) forming a body region being semiconductor doped to be of second conductivity type opposite to the first conductivity type at or adjacent to the first major surface and adjacent to the trenches.

30 Step (e) may comprise overetching to remove the trench insulating layer from the base of the trenches and the first major surface as well as the top of the sidewalls of the trenches adjacent to the first major surface leaving

exposed silicon at the top of the sidewalls of the trench and the base of the trenches

The method may further include the steps:

5 (h) forming a source region of semiconductor doped to be of the first conductivity type at or adjacent to the first major surface and in contact with the body region; and

(i) forming an insulated gate for controlling conduction between source and higher doped region through the body.

10 Although some preceding paragraphs refer to "body", "source" and "drain" layers the invention is not just applicable to a FET but also to any type of semiconductor device using the reduced surface field effect, for example a diode, insulated gate bipolar transistor or conventional bipolar transistor.

15 For simplicity of notation, the terms "body", "drain" and "source" will be used regardless of the type of device under discussion. Thus, in the case of a diode, the term "body" as used herein refers to one of the anode and the cathode and the "drain" is the other of the anode and cathode. In the case of a bipolar transistor, the "body" may be considered to be the base, the "drain" the collector, and the "source" the emitter.

20 The invention may also be used to form an edge termination structure in an edge termination region at the edge of a device. In this case also, the source region is not required.

25 The method may further include the step of doping the sidewalls of the trenches to have a second conductivity type before depositing the trench insulating layer. This region of second conductivity type forms the structure for depleting the lower-doped region when the device is turned off thereby allowing a higher doping in the lower-doped region than would otherwise be possible for a given breakdown voltage, or alternatively an improved breakdown voltage keeping other properties the same.

30 Alternatively or additionally, the method may include the step of depositing semi-insulating polysilicon (SIPOS) on the sidewalls of the trenches to form the structure for depleting the lower-doped layer.

In particular, the method may include the steps, after step (c), of:



depositing an outer trench insulating layer on the sidewalls of the trench and the top surface;

removing the outer trench insulating layer from the base of the trench;

depositing semi-insulating polysilicon (SIPOS) in the trench; and

5 depositing the trench insulating layer.

The overetching step may then include one or more etching steps etching the outer insulating layer, the semi-insulating polysilicon and the trench insulating layer to expose the sidewalls of the trenches adjacent to the first major surface.

10 The SIPOS drops a voltage relatively uniformly along its length when the device is switched off thereby making the electric field more uniform in the lower-doped region when sustaining a voltage thus improving the breakdown voltage of the finished device.

In a particular embodiment, step (e) includes the sub-steps of:

15 growing silicon selectively on the sidewalls at the top of the trench leaving a gap between the silicon grown on opposed sidewalls;

depositing a further silicon layer on the first major surface and on the sidewalls of the trench plugging the gap in the trench; and

20 removing the silicon layer deposited on the first major surface, leaving the further silicon layer plugging the gap and on the sidewalls.

The further silicon layer may be a semi-insulating polysilicon layer. In this way, vertical semi-insulating polysilicon may be readily provided on the sidewalls of the trench to drop voltage uniformly in the lower-doped region thus improving the breakdown voltage as above.

25 In another aspect, the invention relates to the semiconductor device formed by the method set out above.

In particular, the invention relates, in an aspect, to a semiconductor device, comprising:

30 a silicon semiconductor body having opposed first and second major surfaces having a lower-doped region above a higher-doped region, the lower-doped region and the higher-doped region both being doped to have a first conductivity type;

trenches extending from the first major surface towards the second major surface through the lower-doped region towards the higher-doped region;

5 a silicon plug plugging the top of the trenches above a void in the trenches; and

a structure for depleting the lower-doped region in an operating state of the semiconductor device to allow the lower-doped region to support a voltage in that operating state.

10 The semiconductor adjacent to the sidewalls of the trenches may be doped to be of a second conductivity type to form the structure for depleting the lower doped region.

15 Alternatively or additionally, a SIPOS layer to form the lower-doped region may be provided extending along the sidewalls of the trenches, the semi-insulating polysilicon being in electrical connection between the semiconductor under the trench and the semiconductor plug at the top of the trench.

20 The semiconductor device may include an edge termination structure and accordingly may include an active region and an edge termination region around the active region, wherein a plurality of the trenches form an edge termination structure in the edge termination region, the body region extending between the trenches, the silicon plug being undoped in the edge termination region to form a high-resistance path between the body region on either side of the trenches.

25 In preferred embodiments, a plurality of the trenches are formed in the active region, the silicon plugs being doped in the active region to electrically connect the two sides of the trenches together.

30 In the event that the device is a FET the device includes a body region being semiconductor doped to be of second conductivity type at or adjacent to the first major surface and a source region of semiconductor doped to be of the first conductivity type at or adjacent to the first major surface and in contact with the body region; and an insulated gate for controlling conduction between source and drain through the body.

For a better understanding of the invention, specific embodiments will now be described, purely by way of example, with reference to the accompanying drawings, in which:

5 Figure 1 shows a schematic of a first step in a method according to a first embodiment of the invention;

Figure 2 shows a schematic of a second step in a method according to a first embodiment of the invention;

10 Figure 3 shows a finished device made according to the first embodiment;

Figure 4 shows an edge termination structure made according to the first embodiment;

Figure 5 shows a step in a second embodiment of a method according to the invention;

15 Figure 6 shows a later step in the second embodiment; and

Figure 7 shows a step in a third embodiment of a method according to the invention.

20 The diagrams are purely schematic and not to scale. Like or corresponding components are given the same reference numerals in different figures.

Referring to Figures 1 to 3, a first embodiment of a method of manufacturing a device according to the invention will be described.

25 A higher-doped silicon substrate 2 is doped n+ and covered with a lower-doped epilayer 4 doped n-type. An oxide hard mask 6 is deposited and patterned to have openings 9. Trenches 8 are then etched through the openings 9. In the specific example the epilayer 4 has a thickness just less than 12 microns and the trenches are 12 microns deep and 1.5 microns wide, though these values may of course be varied if required. The doping in the  
30 epilayer 4, which forms the drift region, may be of order  $2 \times 10^{15} \text{ cm}^{-3}$  to  $10^{16} \text{ cm}^{-3}$ , for example, for this thickness. In the specific example described the doping is  $5 \times 10^{15} \text{ cm}^{-3}$ .

Vapour phase doping is then performed as described in the paper by Rochefort et al mentioned above to form p-type doped layers 10 along the sidewalls of the trench. Then, a thin oxide layer 12 is grown on the sidewalls or base of the trench - in alternative embodiments this thin oxide layer 12 may be deposited.

This results in the intermediate structure shown in Figure 1. The semiconductor body of Figure 1 has opposed first and second major surfaces, 80 and 82.

Next, an anisotropic etch such as a reactive ion etch is used with a large over-etch time to remove the oxide layer 12 from the bottom of the trench and also from the top of the sidewalls 14 leaving exposed silicon at the top of the trench.

Next, a selective epitaxial silicon growth step is performed which grows silicon only on exposed silicon areas, including the bottom of the trench and the top of the sidewalls of the trench. A silicon base 16 is accordingly deposited at the bottom of the trench and a silicon plug 18 formed at the top of the trench. After the plug 18 is fully formed to close the trench silicon stops growing on the base of the trench leaving a void 20 between the sidewalls under the silicon plug 18 and above the base 16.

In the specific example, to prepare for the selective growth step, the device is cleaned followed by an in-situ bake at 1050 °C for 1 minute to remove the native oxide. Selective silicon growth is then carried out at 1050 °C using Trichlorosilane (TCS,  $\text{SiHCl}_3$ ) as a precursor, hydrogen as the carrier and a total pressure of 40 Torr.

Some excess silicon is deposited above the trench so a dry etch process is used to etch the silicon back to the trench stopping on the oxide hard mask layer 6, resulting in the structure shown in Figure 2.

As the skilled person will appreciate, the shape of the trench and the step coverage properties of the silicon determine the size of the void 20 in the trench. Enough silicon should be deposited to fill the top of the trench so that the plug 18 is not removed or opened during etch back.

Processing then continues to form the finished FETs. The hard mask layer 6 is removed using an oxide wet etch. P-type body regions 22 are diffused at the first major surface, and n+ source diffusions 24 deposited at the first major surface within the body region 22. The use of the unfilled trench  
5 may allow the subsequent processing to be achieved at higher temperatures, for example 1100 °C, instead of lower temperatures, which may be of order 675 °C, that might be appropriate for a filled trench.

The plug 18 is deposited undoped for reasons that will be described with reference to Figure 4. In alternative embodiments, the plug 18 may be  
10 doped in-situ, i.e. during growth.

Gate insulator 26 was deposited followed by gate 28 which controls conduction between source diffusion 24 and epilayer 4 which functions as a drift region 4 through the body region 22. The drain is formed by the highly doped substrate 2. Top gate insulator 30 surrounds and insulates the gate. A  
15 source contact 31 is connected to source and body regions 22, 24.

In this arrangement, the silicon plug 18 connects the body region 22 on both sides of the trenches improving the electrical connection between the source contact 28 and the body region 22 with no increase in silicon real estate. Moreover, the void 20 prevents difficulties that would otherwise be  
20 caused by a filled trench. The void causes less stress than a filled trench. Moreover, manufacture of the structure including the void is much easier than filling the trench with dielectric.

The p-type layers 10 in conjunction with the n-type drift region cause a RESURF effect reducing carriers in the drift region when the device is  
25 switched off.

As shown in Figure 4, the trench is used as an edge termination at the edge of a device 34. In practice, this may be combined with the use of the same trenches in an active region 32, the trenches being used to form a RESURF structure in the active region 32 and an edge termination structure in  
30 the edge termination region 34, as shown in Figure 4.

The plug 18 is in this preferred embodiment be deposited undoped, so that it can be used for edge termination. The plug 18 in the active region 32

can then be doped at the same time as the p-type body regions 22, the back-gate implant or separately.

In the edge termination region 34 there is no source diffusion 24 and edge body regions 36 extend between adjacent trenches. The silicon plug 18 is undoped in the edge termination region 34 and so forms a high resistance connection between adjacent edge body regions. Although only two trenches are shown in Figure 4 in the edge termination region, in practice there may be many more and accordingly in the edge termination region there is a series of edge body regions 36 and undoped silicon plugs 18 electrically connected in series. Accordingly, voltage between source the source contact 28 and drain 4 can be dropped over the edge region to prevent breakdown at the edge of the device. This achieves a similar effect to that in the prior art WO-A-02/065552 without requiring complex high resistance layers deposited on the surface.

In a second embodiment, the RESURF structure used is not alternating n and p type regions in the drift region but a SIPOS layer.

Referring to Figure 5, the process is the same as that in the first embodiment until the stage shown in Figure 1, except that in the second embodiment the vapour phase doping step is not performed.

Next, the insulating layer 12 is etched away from the base of the trench using an anisotropic spacer etch. This insulating layer 12 forms the outer insulating layer in the finished device. Semi-insulating polysilicon 50 is deposited, followed by a layer formed from tetra-ethyl orthosilicate (TEOS layer) 52 which will form the trench insulating layer in the finished device. In the specific embodiment, both of these layers are deposited to a thickness of 300nm but the skilled person will realise that these figures may vary.

An oxide spacer etch is then performed with a large over-etch to etch trench insulating layer 52 away from the base of the trench and the top of the trench. A SIPOS back etch is performed with a large over-etch to etch away the SIPOS from the top of the trench and the base of the trench, and then a short oxide wet etch removes the oxide layer 10 from the top of the sidewalls, leaving the structure shown in Figure 5. Note that the oxide hard mask 6 is

also etched back a little from the edges of the trench during the oxide wet etch step.

Silicon is then selectively deposited as in the first embodiment forming silicon base 16 at the base of the trench and silicon plug 18 at the top of the trench. Chemical mechanical polishing is then performed to planarise the plug 18. A dry etch is performed to further etch the silicon deposited on exposed part of the top surface adjacent to the trench. The dry etch is followed by an oxide wet etch to remove the oxide hard mask 6, resulting in the device shown in Figure 6.

Processing then continues as in the first embodiment by forming source, body and gate regions.

A specific benefit compared with conventional SIPOS structures is the reduced stress in the finished device. In prior art structures using 12 microns deep trenches cracking was a problem.

The use of SiPOS improves performance of the device in use since it allows automatic adjustment to take account of charge imbalance.

Although the SIPOS and vapour phase doped embodiments are here presented separately it is also possible to combine SIPOS with vapour phase doping if required. This may either be done simply by combining the steps of the first and second embodiments by including the vapour phase doping step of the first embodiment.

Alternatively, a combined structure may be obtained in accordance with the third embodiment as will now be described with reference to Figure 7.

In the third embodiment of the invention, processing continues as in the first embodiment up to the step of selectively growing silicon which is performed for a shorter time such that the silicon 70 grown on the top of the sidewalls 14 does not meet leaving a gap 72 between the silicon regions 70.

Next, SIPOS 74 is deposited closing the trench, before planarising the surface, resulting in the device shown in Figure 7.

Processing then continues as in the previous embodiments.

Although the above description relates to the use of the invention for trench-FETs the same approach can be used for diodes simply by omitting the

source region 24. The approach can also be used for other devices using the RESURF effect, for example bipolar transistors and IGBTs.

The invention is applicable to both p and n type devices and accordingly it is possible to reverse the conductivity types from those described above.

5       The epitaxially grown silicon may be monocrystalline or polycrystalline silicon (poly-Si). Poly-Si may be suitable when undoped for the edge termination structure of Figure 4 if the resistivity of undoped monocrystalline silicon is too low. On the other hand, for providing improved connection to a p-type body or just to connect p-layers on opposite sides of the trench, doped  
10       monocrystalline silicon may be more suitable.

From reading the present disclosure, other variations and modifications will be apparent to persons skilled in the art. Such variations and modifications may involve equivalent and other features which are already known in the design, manufacture and use of semiconductor devices and which may be  
15       used in addition to or instead of features described herein. Although claims have been formulated in this application to particular combinations of features, it should be understood that the scope of disclosure also includes any novel feature or any novel combination of features disclosed herein either explicitly or implicitly or any generalisation thereof, whether or not it mitigates any or all  
20       of the same technical problems as does the present invention. The applicants hereby give notice that new claims may be formulated to any such features and/or combinations of such features during the prosecution of the present application or of any further applications derived therefrom.



## CLAIMS

1. A method of manufacturing a semiconductor device, comprising:

5 (a) providing a silicon semiconductor body (2,4) having opposed first and second major surfaces (80,82) having a lower-doped region (4) at the first major surface above a higher doped region (2), the lower-doped region (4) and the higher doped region (2) both being doped to have a first conductivity type, the lower-doped region (4) having a lower doping than the higher doped region (2);

10 (b) defining a mask (6) having openings (9) on the first major surface (80);

(c) forming trenches (8) through the openings (9) in the mask, the trenches (8) extending from the first major surface (80) towards the second major surface (82) through the lower-doped region (4) towards the higher  
15 doped region (2);

(d) depositing a trench insulating layer (12,52) on the sidewalls and base of the trenches as well as the first major surface;

(e) removing the trench insulating layer (12,52) from the top of the sidewalls of the trenches adjacent to the first major surface leaving exposed  
20 silicon (14) at the top of the sidewalls of the trench; and

(f) growing silicon (18) selectively on the exposed silicon (14) to grow silicon at the top of the trenches and plugging the top of the trenches,

wherein the method further includes defining a structure (10,50,52,74) for depleting the lower-doped region (4) in an operating state of the  
25 semiconductor device to allow the lower-doped region (4) to support a voltage in that operating state.

2. A method according to claim 1 further comprising the step of  
30 doping the sidewalls (10) of the trenches (8) to have a second conductivity type opposite to the first conductivity type to form the structure for depleting the lower-doped region before depositing the trench insulating layer (12).

3. A method according to claim 1 or 2 further comprising:

(g) forming a body region (22) being semiconductor doped to be of second conductivity type opposite to the first conductivity type at or adjacent to the first major surface (80) and adjacent to the trenches (8).

5

4. A method according claim 3 further comprising the steps:

(h) forming a source region (24) of semiconductor doped to be of the first conductivity type at or adjacent to the first major surface (80) and in contact with the body region (22); and

10

(i) forming an insulated gate (28) for controlling conduction between source region (24) and higher doped region (2) acting as the drain through the body (22).

5. A method according to any preceding claim wherein step (e) comprises overetching to remove the trench insulating layer (12) from the base of the trenches (8) and the first major surface (80) as well as the top of the sidewalls of the trenches adjacent to the first major surface leaving the exposed silicon (14) at the top of the sidewalls of the trench and the base of the trenches.

20

6. A method according to any preceding claim further comprising the step of depositing semi-insulating polysilicon (50,74) on the sidewalls of the trenches to form the structure for depleting the lower-doped region.

25

7. A method according to claim 6 further comprising the steps, after step (c), of:

depositing an outer trench insulating layer (12) on the sidewalls of the trench and the top surface;

removing the outer trench insulating layer (12) from the base of the trench;

30

followed by the steps of depositing semi-insulating polysilicon (50) in the trench and then step (d) of depositing a trench insulating layer (52);

wherein step (e) of overetching includes one or more etching steps etching the outer insulating layer (12), the semi-insulating polysilicon (50) and the trench insulating layer (52) to expose the sidewalls of the trenches adjacent to the first major surface.

5

8. A method according to any preceding claim wherein in step (f):

silicon (70) is grown selectively on the exposed sidewalls (14) at the top of the trench leaving a gap between the silicon (70) grown on opposed sidewalls;

10 a silicon layer is deposited on the first major surface plugging the gap (72) in the trench;

and the silicon layer deposited on the first major surface is removed, leaving the silicon layer (74) plugging the gap (72).

15

9. A semiconductor device, comprising:

a silicon semiconductor body (2,4) having opposed first and second major surfaces (80,82) having a lower-doped region (4) above a higher-doped region (2), the lower-doped region (4) and the higher-doped (2) region both being doped to have a first conductivity type;

20

trenches (8) extending from the first major surface (80) towards the second major surface (82) through the lower-doped region (4) towards the higher doped region (2);

a silicon plug (18,72) plugging the top of the trenches above a void (20) in the trenches (8); and

25

a structure (10,50,52,74) for depleting the lower-doped region in an operating state of the semiconductor device to allow the lower-doped region to support a voltage in that operating state.

10. A semiconductor device according to claim 9 wherein the  
30 semiconductor adjacent to the sidewalls (10) of the trenches is doped to be of a second conductivity type forming the structure for depleting the lower-doped region.

11. A semiconductor device according to claim 9 or 10 further comprising a layer of semi-insulating polysilicon (52,74) extending along the sidewalls of the trenches forming the structure for depleting the lower-doped region, the semi-insulating polysilicon (52,74) being in electrical connection with the semiconductor under the trench and to the silicon plug at the top of the trench.

12. A semiconductor device according to any of claims 9 to 11, having an active region (32) and an edge termination region (34) around the active region, wherein a plurality of the trenches (8) form an edge termination structure in the edge termination region (34), edge body regions (36) doped to be of second conductivity type opposite to the first conductivity type extend between the trenches (8) in the edge termination region (34), and the silicon plugs (18) in the trenches in the edge termination region (34) are undoped to form a high-resistance path between the edge body regions (36) on either side of the trenches (8).

13. A semiconductor device according to claim 12 comprising a plurality of the trenches (8) plugged with a silicon plug (18) in the active region (32), the silicon plugs (18) in the trenches (8) in the active region (32) being doped to be conductive.

14. A semiconductor device according to any of claims 9 to 13 further comprising:

a body region (22) being semiconductor doped to be of second conductivity type at or adjacent to the first major surface and adjacent to the trenches; and

a source region (24) of semiconductor doped to be of the first conductivity type at or adjacent to the first major surface and in contact with the body region; and

an insulated gate (28) for controlling conduction through the body region (22) between the source region (24) and the higher-doped region (2) acting as a drain.

5           15.    A method of manufacturing a semiconductor device substantially as described herein with reference to the accompanying Drawings.

          16.    A semiconductor device substantially as described herein with reference to the accompanying Drawings.

## ABSTRACT

**TRENCH SEMICONDUCTOR DEVICE AND METHOD OF  
MANUFACTURING IT**

5

A RESURF type semiconductor device is manufactured having a drift region 4 over a drain region 2. Trenches 8 are formed through openings in mask 6. A trench insulating layer 12 is deposited on the sidewalls and base of the trenches followed by an overetching step to remove the trench insulating layer from the base of the trenches as well as the top of the sidewalls of the trenches adjacent to the first major surface leaving exposed silicon at the top of the sidewalls of the trench and the base of the trenches. Silicon is selectively grown plugging the trenches with silicon plug 18 leaving void 20.

15 [Fig. 3]




Fig. 1




Fig. 2

2/4




Fig. 3




Fig. 4






Fig. 5




Fig. 6




Fig. 7